On optimum switch box designs for 2-D FPGAs | IEEE Conference Publication | IEEE Xplore