By Topic

A 512 Kbit low-voltage NV-SRAM with the size of a conventional SRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Miwa, T. ; Silicon Syst. Res. Lab., NEC Corp., Sagamihara, Japan ; Yamada, J. ; Koike, H. ; Nakura, T.
more authors

This paper describes two new circuit techniques for nonvolatile SRAMs with back-up ferroelectric capacitors (NV-SRAMs). These circuits are able to overcome the size and low-voltage-reliability problems faced by the original NV-SRAM. A new 0.25-/spl mu/m-design-rule four-metal-layer NV-SRAM cell occupies 9.7 /spl mu/m/sup 2/, that is the same area as a 0.25-/spl mu/m three-metal-layer SRAM cell. A high-voltage/negative-voltage plate line driver allows a low-voltage-operation NV-SRAM array to improve its nonvolatile retention characteristics. A 512 Kbit test macro has also been designed with only one percent area overhead from a conventional SRAM macro.

Published in:

VLSI Circuits, 2001. Digest of Technical Papers. 2001 Symposium on

Date of Conference:

14-16 June 2001