By Topic

A well-synchronized sensing/equalizing method for sub-1.0 V operating advanced DRAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Ooishi, T. ; LSI Lab., Mitsubishi Electr. Corp., Itami, Japan ; Asakura, M. ; Tomishima, S. ; Hidaka, H.
more authors

In standard DRAMs, a half-V/sub cc/ bit-line (BL) precharging method is widely used because of its several advantages. However this method faces several problems as the power supply voltage Vcc becomes lower. This paper describes such problems as the MOS transistors in the sensing/equalizing circuits are affected by the body effect, fluctuation of channel length (L), and leak current. It is thefefore difficult to decide the value of the V/sub th/ which satisfies the above conditions. Accordingly, we propose a well-synchronized sensing/equalizing method that enables an ultra low-voltage operation and makes determining the V/sub th/ easy.

Published in:

VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on

Date of Conference:

19-21 May 1993