By Topic

A novel strategy to test core based designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bagchi, Debabrata ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur, India ; Roychowdhury, D. ; Mukherjee, J. ; Chattopadhyay, S.

This paper proposes a novel technique for testing core based system-on-a-chip (SOC), targeting to reduce the test application time as well as the test hardware. The proposed work is to be done in two parts: (i) Core Level and (ii) Interconnect Level. To date, many authors have studied the problem of testing core-based systems, but not much work exists on testing the cores and the interconnects together. Also proposed is an efficient test access design to reduce test cost by minimising test application time. Test access is a major challenge for testing of core-based system-on-a-chip designs. Several issues related to the Test Access Mechanism (TAM) design such as assignment of cores to test buses, optimal number of buses required, distribution of test data bandwidth between several buses have been handled in this paper. In doing so, the testing time has been found to be drastically reduced at the cost of some extra test hardware

Published in:

VLSI Design, 2001. Fourteenth International Conference on

Date of Conference: