By Topic

A tolerance analysis for manufacturing to direct process capability improvement efforts

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hirschman, K.D. ; Dept. of Microelectron. Eng., Rochester Inst. of Technol., NY, USA

A tolerance analysis for manufacturing which can be used to direct process capability improvement efforts is presented. This approach is a direct application of Taguchi's Quality Engineering by Design (QED) techniques, and incorporates both process simulation and product manufacturing data. The resulting combination provides a useful weapon against variation to process and device engineers in a manufacturing environment. The focus is on determining an appropriate process variation reduction strategy in order to achieve device performance specifications. An illustrative case study is presented on the variation reduction of the nMOS threshold voltage (Vtn) in the RIT CMOS process. A tolerance reduction model is developed which determines where variation reduction efforts will be most rewarded. Based on this model, a practical tolerance reduction strategy is established

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 2000 IEEE/SEMI

Date of Conference:

2000