By Topic

2-in-1 total process integration in MERIE etch chamber for Cu dual damascene applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

14 Author(s)

Advanced Cu-low K dual damascene becomes one of the most promising interconnection technologies for the new generation device back-end process. The keys for production-worthy solution lies in the integration of post main etch resist strip and nitride removal step without having process drift and particle generation. In this paper, we present a complete process integration to combine resist strip, chamber clean, nitride etch and ensure no residue left on the trenches and vias. Baseline performance, 1700 wafer cycling test, process window, mix-run and mix-mode test results will be discussed. The entire integration is being tested at customer site

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 2000 IEEE/SEMI

Date of Conference: