Designing systerns-on--chip using cores | IEEE Conference Publication | IEEE Xplore