By Topic

A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wang, Z. ; Dept. of Electr. Eng., Swiss Federal Inst. of Technol., Zurich, Switzerland

An all-MOS, four-quadrant analog multiplier with single-ended voltage output and good temperature performance is presented. It is based on a linear MOS transconductor with extended operation range to four quadrants and on a linear MOS resistor. The temperature behavior of the multiplier is improved by a factor of 10. The multiplier was realized using a 3-μm p-well self-aligned contact CMOS (SACMOS) process. A linearity better than 1% for each of the input voltages of 5 Vp-p, a bandwidth from DC to 1.2 MHz, and output noise 73 dB below full scale were achieved. The active chip area is 210 mil2 and power consumption is 6 mW. A new approach for implementing a temperature-independent analog multiplier is proposed

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:26 ,  Issue: 9 )