By Topic

A 13 b 40 MSample/s CMOS pipelined folding ADC with background offset trimming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Myung-Jun Choe ; Illinois Univ., Urbana, IL, USA ; Bang-Sun Song ; K. Bacrania

The folding/interpolating ADC exhibits a distinct trait attributed by folder zero-crossing error and gain mismatch, which appear in general as an INL error. It is of paramount interest to control the zero-crossings accurately so that they can be spaced evenly to cover the whole conversion range. The folder zero-crossing errors collectively result from folder offset, reference error, tail-current mismatch, interpolation error, etc. In CMOS, the poor offset of the differential pair as well as other process uncertainty have resulted in the performance much poorer than the bipolar counterpart. This CMOS folding/interpolating ADC operates with 13 b linearity at bipolar folder speed.

Published in:

Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International

Date of Conference:

9-9 Feb. 2000