By Topic

A framework for cost vs. performance tradeoffs in the design of digital signal processor cores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Madathil, K. ; DSP Design, Texas Instrum. India, India ; Rao, J.C. ; Chander, S. ; Menon, A.
more authors

The TI T320C27XX DSP core is primarily targeted at the high-end control market, a typical application being the hard-disk drive. Different end-equipment segments in such a market demand varying requirements for cost and performance of the processor core. This forces certain customization in our design and design methodology to satisfy these varying requirements. A capability to perform quick cost versus performance tradeoffs in a design flow becomes imperative. This paper presents the framework used to meet this range of design requirements by controlling and constraining certain parameters that influence the cost and performance of a design

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference: