By Topic

An environment for exploring low power memory configurations in system level design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. L. Coumeri ; Carnegie Mellon Univ., Pittsburgh, PA, USA ; D. E. Thomas

Presents an environment for the exploration of low-power memory configurations. The environment uses accurate models of memory energy, area and delay to evaluate different configurations. Taking the constraints specified by the user and memory profiling information from the application, the environment can optimize the memory organization for a specific application. The environment also places and routes the organizations to provide more accurate energy, area and delay estimates. Our overall memory system estimation is highly accurate, with average absolute percentage errors within 7%. Within the environment, the user can explore powerful energy/area/delay trade-offs. We present results which show energy reductions within the memory system of up to 63%

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: