By Topic

Design and implementation of a parallel weighted random pattern and logic built in self test algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
P. Chang ; IBM Server Div., Endicott, NY, USA ; B. Keller ; S. Paliwal

An increase in chip densities has led to a significant increase in test generation and fault simulation times. Analysis of various test methodologies has shown that logic built in self test (LBIST) and weighted random pattern test (WRPT) are a significant portion of the execution time. Several parallel algorithms have been proposed to reduce run times for ATPG. This paper describes, for the first time, the parallelization of the LBIST and WRPT algorithms. Results on industrial circuits that range in size from 300,000 gates to about 1 million gates are presented. Previous works have published results on parallelization of deterministic testing and simulation for smaller circuits

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: