By Topic

Josephson edge-triggered gates for sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. -F. Yuh ; Hypres Inc., Elmsford, NY, USA ; C. -T. Yao

A Josephson sequential logic family with a very wide operating margin (+or-67%) and insensitivity to global parameter variations is proposed. Derived from the original idea of the edge-triggered latching comparator by C. Hamilton et al. (see IEEE Trans Magnetics, vol.MAG-21, p.197-9, 1985), this logic gate consists of a pair of conventional gates in series biased by a delay clock. In normal operation, switching occurs in one and only one of the gates, depending on which one has the smaller critical current. The authors have built and tested a few circuits to illustrate this logic gate design: a 32-b shift register designed by OR gates with +or-42% bias margin and +or-89% input margin, a 4-b pseudorandom sequence generator designed by exclusive-OR gates with +or-27% bias margin and +or-78% input margin, and cross section of a 6-b NOR gate decoder with +or-33% bias margin.<>

Published in:

IEEE Transactions on Applied Superconductivity  (Volume:1 ,  Issue: 1 )