Referenced Items are not available for this document.
A DLL design and porting methodology have been described to enable multiple vendors to create a 400 MHz DLL from a template design in a 0.25 /spl mu/m, 64 Mb DRAM process.
Published in:
VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on
Date of Conference: 17-19 June 1999
- Page(s):
- 153 - 156
- Meeting Date :
- 17 Jun 1999-19 Jun 1999
- Print ISBN:
- 4-930813-95-6
- INSPEC Accession Number:
- 6505368
- Conference Location :
- Kyoto, Japan
- Digital Object Identifier :
- 10.1109/VLSIC.1999.797268
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
