By Topic

An improved combined symbol and sampling clock synchronization method for OFDM systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Baoguo Yang ; Dept. of Electron. Eng., Tsinghua Univ., Beijing, China ; K. B. Letaief ; R. S. Cheng ; Zhigang Cao

In this paper, we present a delay-locked loop (DLL) technique for performing a combined symbol and sampling clock synchronization in orthogonal frequency division multiplexing (OFDM) systems. In addition, we propose a symbol timing acquisition algorithm for the DLL. It is shown that by using this combined scheme, we can achieve symbol timing recovery and sampling clock adjustment simultaneously. In particular, the symbol timing estimation error variance can be decreased by several orders of magnitude compared with the common correlation methods in both the AWGN and multipath fading channels

Published in:

Wireless Communications and Networking Conference, 1999. WCNC. 1999 IEEE

Date of Conference: