A Pulsed Sensing Scheme With A Limited Bit-Line Swing

A 2/3 VDD sensing scheme with a limited bit-line swing (1_, proposed by S.H. Dhong and his co-workers, has high-speed and low-power features, and is suitable for high-speed CMOS DRAMs (2).