By Topic

Wafer level and substrate level chip scale packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Young, J.L. ; Intarsia Corp., Fremont, CA, USA

Wafer level chip scale packaging (CSP) is gaining more momentum as a low cost, high performance solution for portable products. The design demands for portable products is particularly difficult since the designer must find solutions that provide a smaller footprint and higher performance, but at the same time must be cost competitive with current packaging offerings. To date, the fine pitch BGA style of chip scale packages have not offered the cost needed for these low I/O products. The wafer level CSPs do provide the cost advantage with the promise of continued cost reduction in the future. There are a number of different wafer level CSPs currently in the market. This paper addresses wafer level CSP development for integrated passives developed for both silicon wafers and large area glass panels (350 mm×400 mm)

Published in:

Advanced Packaging Materials: Processes, Properties and Interfaces, 1999. Proceedings. International Symposium on

Date of Conference:

14-17 Mar 1999