Referenced Items are not available for this document.
In 1996, about 600 million IC cards were manufactured worldwide. Due to very small die sizes (max. 25 mm2) smartcards encounter more severe restrictions than conventional coprocessors. We study coprocessor architectures for very fast but area efficient modular exponentiation (FME) based on Montgomery multiplication. For assessment purposes we developed an evaluation board containing a 8051 microprocessor, a XILINX FPGA and RAM with variable bus width (8b to 32b). We evaluated these architectures in terms of the main design parameters to ease design decisions for smartcards in arbitrary technologies
Published in:
FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on
Date of Conference: 15-17 Apr 1998
- Page(s):
- 292 - 293
- Meeting Date :
- 15 Apr 1998-17 Apr 1998
- Print ISBN:
- 0-8186-8900-5
- INSPEC Accession Number:
- 6035004
- Conference Location :
- Napa Valley, CA
- Digital Object Identifier :
- 10.1109/FPGA.1998.707922
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
