By Topic

A 42.5 mm/sup 2/ 1 Mb nonvolatile ferroelectric memory utilizing advanced architecture for enhanced reliability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Kraus, W. ; Ramtron Int. Corp., Colorado Springs, CO, USA ; Lehman, L. ; Wilson, D. ; Yamazaki, T.
more authors

A 1 Mb ferroelectric random access memory (FRAM(R)) with 15.8 /spl mu/m/sup 2/ cell size and 60 ns read/write times incorporates a one transistor, one capacitor (1T1C) architecture. Data retention reliability is improved by the use of a precharged ferroelectric capacitor reference, an in-pitch ferroelectric capacitor circuit for wordline boosting, and an optimized sensing scheme. Active power is 50 mW @ 5.0 V. PZT capacitors are used with a 0.5 /spl mu/m CMP planarized CMOS process.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998