Skip to Main Content
This paper describes a new coding scheme and its CMOS implementation for field powered RF IC tag systems. The main feature of the new scheme is that it does not require a PLL for clock recovery and the decoding process, and the coding signal produced has 50% duty cycle and contains both clock and data. Also the clock signal generated by the decoder adopting the scheme drives the circuit at the proper time to achieve maximal power efficiency. A test chip has been fabricated with a 0.8 /spl mu/m standard CMOS process. The evaluation test board with this chip operates with 1 mW RF signals and no battery.
Date of Conference: 11-13 June 1998