By Topic

A delay-locked loop and 90-degree phase shifter for 100 Mbps double data rate memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Yoshimura, T. ; ULSI Lab., Mitsubishi Electr. Corp., Itami, Japan ; Nakase, Y. ; Watanabe, N. ; Morooka, Y.
more authors

Recent high-speed DRAMs adopt the architecture known as DDR (Double Data Rate) in which data are sent out at both rising and falling edges of the system clock. In order to capture the incoming data, the 90-degree phase shifter is used to shift the phase of the system clock to the center of the data period. Conventional 90-degree shifters have been organized from the PLL. In this paper, the 90-degree phase shift is achieved without a PLL. This shifter is also able to reduce the influence of the clock duty error.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998