Cart (Loading....) | Create Account
Close category search window
 

IIR digital filter design using minimum adder multiplier blocks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Dempster, A.G. ; Sch. of Electron. & Manuf. Syst., Westminster Univ., London, UK ; Macleod, M.D.

Traditional methods for the design of fixed-point IIR filters suggest the use of wave filters to reduce complexity. The application of multiplier blocks, which exploit redundancy across the coefficients, changes the relationships between structures such that the cascade structure is most efficient. The use of variable wordlength methods results in further complexity reduction

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:45 ,  Issue: 6 )

Date of Publication:

Jun 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.