By Topic

Part 1: Logic circuit simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
John M. Acken ; Computer-Aided Design Division 2113, SANDIA LABORATORIES, Albuquerque, New Mexico 87185 ; Jerry D. Stauffer

As digital integrated-circuits become more complex, the designer cannot rely on breadboarding but must use a digital computer for circuit simulation to verify correctness of the design. Top-down design, using many simulation levels in a hierarchical structure, is needed for complex systems. Simulation can be used at the Circuit, Logic, RTL, ISP, or Systems Analysis level. To verify the design of a circuit, True-Value Simulation is used. Fault Simulation must be used to determine the proper sequence of test signals used in circuit acceptance after fabrication. A general overview of simulation is given in this first part. A subsequent article will contain a description of a general purpose logic simulation with circuit examples.

Published in:

IEEE Circuits & Systems Magazine  (Volume:1 ,  Issue: 1 )