By Topic

An analogue VLSI implementation of polychromous spiking neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Runchun Wang ; Bioelectronics & Neurosci. Res. Group, Univ. of Western Sydney, Sydney, NSW, Australia ; Tapson, J. ; Hamilton, T.J. ; van Schaik, A.

We present an analogue VLSI implementation of a polychronous network of spiking neurons. The network is capable of storing and retrieving spatial-temporal spike patterns. It consists of 14 leaky-integrate-and-fire neurons and corresponding axonal connections with programmable delays.

Published in:

Intelligent Sensors, Sensor Networks and Information Processing (ISSNIP), 2011 Seventh International Conference on

Date of Conference:

6-9 Dec. 2011