By Topic

A Two-Stage ADC Architecture With VCO-Based Second Stage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gupta, A.K. ; Dept. of Electr. & Comput. Eng., Univ. of Texas, Austin, TX, USA ; Nagaraj, K. ; Viswanathan, T.R.

This brief describes the design of a two-stage analog-to-digital converter (ADC) with voltage-controlled oscillator (VCO)-based second stage. The advantages of quantizing the first-stage residue in time domain versus traditional voltage domain are presented. The dc gain requirement of the first-stage residue amplifier is relaxed by reference-scaling and reference-recycling schemes. This enables the use of a very simple telescopic cascode amplifier in the gain stage. The second-stage VCO linearity is improved by a differential measurement of VCO frequency. Power consumption in the second stage is reduced by time-to-digital conversion for fine quantization of the VCO phase. Simulation results are presented for the design of a 13-bit 20-Msps ADC in 65-nm CMOS process. The estimated power dissipation of this converter is less than 1 mW.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:58 ,  Issue: 11 )