By Topic

Reliability modeling of silicon or glass interposers to printed wiring board interconnections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xian Qin ; Packaging Res. Center, Georgia Inst. of Technol., Atlanta, GA, USA ; Kumbhat, N. ; Sundaram, V. ; Tummala, R.

Trend towards ultra-miniaturization of packages and systems has necessitated the use of high I/O interposers or packages made of either silicon or glass. However, both of these materials have low coefficient of thermal expansion (CTE) compared to organic boards, thereby raising interconnection reliability concerns when assembled directly on the organic system boards. This paper presents an approach to address these reliability problems by using novel build-up dielectrics with low Young's Modulus to reduce the strains induced in the solder ball interconnections to the board. This proposed approach is compatible with surface mount technology and also helps the handling and metallization of thin silicon/glass substrates. Finite element method has been used to analyze the effectiveness of the compliant dielectrics, laminated onto silicon or glass substrates. Parametric study has been performed to analyze the influence of material properties and geometry parameters on the reliability of the SMT interconnections.

Published in:

Electronic Packaging Technology and High Density Packaging (ICEPT-HDP), 2011 12th International Conference on

Date of Conference:

8-11 Aug. 2011