By Topic

Efficient Logarithmic Converters for Digital Signal Processing Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Davide De Caro ; School of Electrical and Electronic Engineering, University of Napoli Federico II, Naples, Italy ; Nicola Petra ; Antonio G. M. Strollo

The hardware computation of the logarithm function is required in a multitude of applications. This brief investigates logarithmic converters based on piecewise linear approximations. This brief presents a rigorous technique, based on mixed-integer linear programming, to obtain optimal coefficients' values, which minimize the maximum relative approximation error while using a reduced number of nonzero bits for the coefficients. The proposed method results in a sensible reduction of the relative approximation error, as compared with previously published results. The hardware implementation realizes the multiplication by a few shifts and additions, avoiding the use of full multipliers. Implementation details and synthesis results in a 90-nm CMOS technology are also described in this brief.

Published in:

IEEE Transactions on Circuits and Systems II: Express Briefs  (Volume:58 ,  Issue: 10 )