Referenced Items are not available for this document.
This paper presents a low-power adaptive 60 GHz baseband in 65 nm CMOS. The design integrates variable gain amplifiers, analog phase rotator, 40-coefficient I/Q decision feedback equalizers (DFEs), clock generation and data recovery circuits, and adaptation hardware. The baseband achieves 10 Gb/s while consuming 53 mW (DFE adaptation on)/45 mW (DFE adaptation off), representing ~10 X improvement in data-rate and power efficiency over prior art.
Published in:
VLSI Circuits (VLSIC), 2011 Symposium on
Date of Conference: 15-17 June 2011
- Page(s):
- 24 - 25
- ISSN :
- 2158-5601
- Print ISBN:
- 978-1-61284-175-5
- INSPEC Accession Number:
- 12194466
- Conference Location :
- Honolulu, HI
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
