By Topic

Wafer fab construction cost analysis and cost reduction strategies: applications of SEMATECH's future factory analysis methodology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Art, D. ; SEMATECH, Austin, TX, USA ; O'Halloran, M. ; Butler, B.

This paper discusses semiconductor wafer fabrication (fab) factory construction costs as they relate to emerging technologies. The generation of factories studied represents facilities supporting 200 mm wafers, and products utilizing 0.25 micron line-width geometries. An analytical approach to categorizing and evaluating fab costs is presented. A pareto analysis of four recent factories' costs is presented. The organization of fab construction costs into ten useful assemblies is reviewed and explained. Examination of the cost categories shows that of approximately 200 categories, 23 categories account for approximately 60 percent of the overall construction costs. Potential strategies focusing on reducing construction costs are illustrated. The concepts and data for this paper have been developed from SEMATECH's work with Industrial Design Corporation, the engineering firm contracted to provide engineering services on the SEMATECH Facilities Future Factory Design Program

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop. 1994 IEEE/SEMI

Date of Conference:

14-16 Nov 1994