Bundled data asynchronous multipliers with data dependent computation times

A novel asynchronous design method is introduced which combines the area efficiency of bundled data with data dependent computation time. The design of a 16/spl times/16 bit multiplier using this technique is explained and evaluated. Simulation results show that area time savings of 20% compared to an equivalent synchronous design can be achieved.