By Topic

Efficient algorithms and VLSI architectures for trigonometric functions in the logarithmic number system based on the subtraction function

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
E. N. Malamas ; Dept. of Electr. & Comput. Eng., Patras Univ., Greece ; V. Paliouras ; T. Stouraitis

In this paper, algorithms and architectures for the evaluation of trigonometric functions in the Logarithmic Number System (LNS) are described. A novel algorithm for the computation of the LNS cosine, based on the subtraction function, is presented and extended to compute all trigonometric functions. The proposed algorithms show a major advantage over other methods in terms of memory requirements (up to 94% improvement as opposed to direct polynomial approximation) and computational speed. A hardware implementation of an elementary LNS trigonometric processor with 12-bit accuracy is also presented, to illustrate the feasibility of extending the LNS processors to include trigonometric functions

Published in:

Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International Conference on  (Volume:2 )

Date of Conference:

13-16 Oct 1996