Close category search window
 

High speed acquisition and storage platform for SDR applications development

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Cogo, J. ; Lab. de Electron. Ind., Control e Instrumentacion (LEICI), Univ. Nac. de La Plata (UNLP), La Plata, Argentina ; Garcia, J.G. ; Roncagliolo, P.A. ; Muravchik, C.H.

In this work we present the design of an FPGA based platform for acquiring and storing signals for SDR applications. The system comprises an embedded RISC processor, an A/D converter, RAM memory chips and a DMA controller core. This last component was designed from scratch to meet the high data rate and bulk requirements. The software needed to control the system was also developed and a Graphical User Interface was written to allow a user to interact with the system from a host PC. The developed system was successfully used for offline processing the received signals of a GNSS RF front-end.

Published in:
Programmable Logic (SPL), 2011 VII Southern Conference on

Date of Conference: 13-15 April 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.