Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Hardware implementation of DES using pipelining concept with time-variable key

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
El-Latif, K.M.A.A. ; Electr. Eng. Dept., Minia Univ., Minia, Egypt ; Hamed, H.F.A. ; El-Hameed, E.-S.A. ; Hasaneen, M.

This paper describes two high-performance reconfigurable hardware implementations of the Data Encryption Standard (DES) algorithm. This is achieved by combining pipelining concept with time-variable key technique. The two proposed schemes change the key with time. The first one uses a counter to change the key every clock cycle. The second changes the key using a pseudorandom number generator. Using time-variable key technique enhances the security of DES because the same plaintext is ciphered to different cipher texts by time. Hackers will face difficulty to hack into the proposed schemes because of time-variant behavior. Final 16-stage pipelined design of the two proposed schemes is implemented on Xilinx Spartan-3e Field Programmable Gate Array (FPGA) technology. The 16-stage pipelined design of the first scheme is achieved with encryption rate of 7.97 Gbit/s and 2697 number of Configurable logic blocks (CLBs). The second operates at data rates up to 7.26 Gbit/s and 2566 CLBs. The two proposed hardware designs are more secure than any previous hardware design and among the fastest implementations with better area utilization.

Published in:

Microelectronics (ICM), 2010 International Conference on

Date of Conference:

19-22 Dec. 2010