By Topic

A Multidrop Bus Design Scheme With Resistor-Based Impedance Matching on Nonuniform Impedance Lines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yohwan Yoon ; Inter-Univ. Semicond. Res. Center (ISRC), Seoul Nat. Univ., Seoul, South Korea ; Deog-Kyoon Jeong

In this paper, a bus design scheme that achieves both impedance matching and uniform power distribution for a multidrop bus is presented. In contrast to conventional schemes, the proposed scheme lets the line impedance of each segment of the bus vary, and the impedance-matching resistance values are determined accordingly, thereby providing higher degrees of freedom for optimization. General formulas for determining the optimal line impedances and matching resistances are derived. The voltage and power ratios between the master driver and branch receivers are also established, showing that such ratios depend only on the master-to-branch impedance ratio and the number of branches. Similar relations are also derived for the backward direction. The measurement results of the fabricated FR4 printed circuit boards demonstrate good agreement with the theoretical results, and show reliable performance up to a bit rate of 5 Gbps.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:58 ,  Issue: 6 )