By Topic

Drain-extended MOS transistors capable for operation at 10V and at radio frequencies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Andreas Mai ; IHP, Im Technolgiepark 25, 15236 Frankfurt (Oder), Germany ; Holger Rücker

This work reports on the integration of n-type lateral-drain-extended MOS transistors (LDMOS) in a 0.13 μm SiGe BiCMOS technology. The transistors are realized with no additional process steps using the core dual-gate-oxide CMOS flow only. LDMOS drift regions are formed by compensating lightly-doped drain (LDD) implantations of NMOS and PMOS transistors of the baseline process. Stable operation with less than 10% parameter variations in 10 years is achieved up to operating voltages VDD,max of 10V for devices with breakdown voltages BVDSS = 30V and on-resistances RON = 7.3Ωmm. Devices for different operating voltages VDD,max are realized by layout variations. Devices with VDD,max = 6V demonstrate breakdown voltages BVDSS = 25V, on-resistances RON = 4.9Ωmm, and peak transit frequencies fT = 32 GHz.

Published in:

2010 Proceedings of the European Solid State Device Research Conference

Date of Conference:

14-16 Sept. 2010