By Topic

A 1.2-V 10- \mu W NPN-Based Temperature Sensor in 65-nm CMOS With an Inaccuracy of 0.2 ^{\circ} C (3 \sigma ) From - 70 ^{\circ} C to 125 ^{\circ} C

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Fabio Sebastiano ; NXP Semiconductors, Eindhoven, The Netherlands ; Lucien J. Breems ; Kofi A. A. Makinwa ; Salvatore Drago
more authors

An NPN-based temperature sensor with digital output has been realized in a 65-nm CMOS process. It achieves a batch-calibrated inaccuracy of (3σ ) and a trimmed inaccuracy of (3σ) over the temperature range from to 125 . This performance is obtained by the use of NPN transistors as sensing elements, the use of dynamic techniques, i.e., correlated double sampling and dynamic element matching, and a single room-temperature trim. The sensor draws 8.3 from a 1.2-V supply and occupies an area of 0.1 mm2

Published in:

IEEE Journal of Solid-State Circuits  (Volume:45 ,  Issue: 12 )