Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A stress relief method for copper filled through silicon via with parylene on sidewall

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
6 Author(s)
Wenping Kang ; Nat. Key Lab. of Sci. & Technol. on Micro/Nano Fabrication, Peking Univ., Beijing, China ; Maosheng Zhang ; Yunhui Zhu ; Shenglin Ma
more authors

Though silicon via (TSV) with parylene layer has many advantages, such as low temperature, CMOS matched low-temperature process and so on. In this paper, we use parylene layer as the sidewall to relieve the thermal stress in TSVs. Thermo-mechanical simulation of TSVs is performed to disscuss the effect of the parylene layer. It is found that the introduction of parylene layer can reduce the thermal stress in TSV, and this improvement tends to be larger when it is closer to the practical situation. We also discuss the effects of the temperature, the parylene thickness and the diameter of via on thermal stress distribution in TSVs. And it is indicated that as the parylene thickness increased, the thermal stress in TSVs decreased.

Published in:

Electronic Packaging Technology & High Density Packaging (ICEPT-HDP), 2010 11th International Conference on

Date of Conference:

16-19 Aug. 2010