By Topic

The FPGA implementation of the Log2(N, 0, p) switching fabric control algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wojciech Kabaciński ; Poznan University of Technology, Chair of Communication and Computer Networks, ul. Polanka 3, 64-980, Poland ; Marek Michalski

This paper presents a hardware implementation of a control algorithm for the log2(N, 0, p) switching fabric. This algorithm controls both connections and disconnections in the strict sense of a nonblocking switching fabric. The hardware implementation of this algorithm in Virtex5 circuits is described. The presented implementation has been optimized in order to minimize the time response of the controller. The controller is suitable to work in applications which require very fast (even immediate) decisions. Simulations were performed and the hardware implementation shows that the controller is able to determine a plane for a new connection in one clock cycle. After this clock cycle the controller is also ready for the next connection.

Published in:

2010 International Conference on High Performance Switching and Routing

Date of Conference:

13-16 June 2010