By Topic

Key considerations in the development of defect sampling methodologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. McIntyre ; Adv. Micro Devices Inc., Austin, TX, USA ; R. K. Nurani ; R. Akella

This paper presents the key factors that need to be considered for building an intelligent defect sampling plan for in-line process monitoring in a wafer fab. The methodology is illustrated through examples based on the real data collected from two AMD fabs. The problem is to find the number of lots and wafers per lot to sample at critical process layers for in-line wafer inspection. The objective is to detect and eliminate the yield-limiting process excursions at a minimum cost. Key considerations in building the optimal sampling plan include: separation of clusters in the in-line defect data for reducing the noise, analysis of variance to explain and model the variations across lots and among wafers within a lot, computation of excursion frequencies and their magnitude and estimation of yield loss using approaches such as kill ratio of different defect types. Other important fab considerations include maturity of process technology, number of devices and the product mix, inspection capacity, and costs

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1996. ASMC 96 Proceedings. IEEE/SEMI 1996

Date of Conference:

12-14 Nov 1996