Close category search window
 

A Slow-Wave Microstrip Line With a High-Q and a High Dielectric Constant for Millimeter-Wave CMOS Application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Jae Jin Lee ; Intell. Radio Eng. Center (IREC), Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea ; Chul Soon Park

A slow-wave microstrip line (S-MSL) designed in 0.13 μm CMOS technology with a high-Q and a high dielectric constant is proposed in this letter. Grounded metal strips with two metal layers are located in zigzags in order to prevent penetration of the electric field into the silicon substrate. These metal strips equate the potentials of the ground planes and thus eliminate the parasitic coupled slotline mode without requiring additional air-bridges. Also, locating the ground planes in the SiO2 layers instead of on the top metal reduces the size of the gap between the signal line and ground planes relative to the conventional structure. This allows relaxation of the metal density rule of the CMOS processes. Measured results for the proposed S-MSL show that the relative permittivity is 25 and the quality factor ranges from 18 to 37.7 between 20 and 60 GHz. The wavelength of the measured 253 μm S-MSL is 4/λ at 60 GHz.

Published in:
Microwave and Wireless Components Letters, IEEE  (Volume:20 ,  Issue: 7 )

Date of Publication: July 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.