By Topic

Extraction Technique of Trap Densities in Thin Films and at Insulator Interfaces of Thin-Film Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mutsumi Kimura ; Department of Electronics and Informatics, Ryukoku University, Otsu, Japan

We have developed an extraction technique of trap densities in thin films and at insulator interfaces of thin-film transistors (TFTs). These trap densities can be extracted and separated from capacitance-voltage and current-voltage characteristics by numerically calculating , Poisson equation, carrier density equations, and Gauss' law. The outstanding advantages are intuitive understandability and a simple algorithm. The validity is confirmed using device simulation, and actual trap densities are extracted for a high-temperature poly-Si TFT.

Published in:

IEEE Electron Device Letters  (Volume:31 ,  Issue: 6 )