By Topic

3.3GHz DCO with a frequency resolution of 150Hz for All-digital PLL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Luca Fanori ; Univ. of Pavia, Pavia, Italy ; Antonio Liscidini ; Rinaldo Castello

A 3.3 GHz DCO that achieves a minimum frequency quantization step of 150 Hz without any dithering is presented. The fine digital tuning is obtained through a capacitive degeneration of a portion of the transistor switching pair used in a classical LC-tank oscillator. The DCO exhibits a phase noise of -127.5 dBc/Hz@1 MHz drawing 16 mA from a 1.8 V supply, resulting in an FoM of 183 dBc/Hz. The active area is 700 ¿m × 450 ¿m.

Published in:

2010 IEEE International Solid-State Circuits Conference - (ISSCC)

Date of Conference:

7-11 Feb. 2010