By Topic

A Merged CMOS Digital Near-End Crosstalk Canceller and Analog Equalizer for Multi-Lane Serial-Link Receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jian-Hao Lu ; Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R. O. C. ; Shen-Iuan Liu

A digital near-end crosstalk (NEXT) canceller merged with an analog equalizer for multi-lane serial-link receivers has been realized in 0.13 ¿m CMOS technology. By applying the proposed sign-sign block least-mean-square (SSB-LMS) circuit, a 5 Gb/s pseudorandom binary sequence (PRBS) of 2 31-1 suffered from both the channel loss and NEXT over 10- and 20-inch FR4 traces with the width of 5-mil and the spacing of 7-mil is successfully equalized. The measured bit error rate (BER) is 10-12 and the measured maximum peak-to-peak jitter is 49.7 ps. This chip occupies 0.56 × 0.76 mm2 and the whole circuit including buffers consumes 177 mW from a 1.2 V supply.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:45 ,  Issue: 2 )