By Topic

Programming costs of explicit memory localization on a large scale shared memory multiprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Picano, S. ; Sch. of Electr. Eng., Purdue Univ., West Lafayette, IN, USA ; Brooks, E.D. ; Hoag, J.E.

We present detailed experimental work involving a commercially available large scale shared memory MIMD parallel computer having a software controlled cache coherence mechanism. The implementation of a scalable MIMD computer with hardware-controlled coherent shared hierarchical memory is indeed a formidable task and has yet to be effectively implemented. We present some techniques used to exploit our multiprocessor (the BBN TC2000) on a network simulation program, showing the resulting performance gains and the associated programming costs. We show that an efficient implementation relies heavily on the user's ability to explicitly manage the memory system, which is typically handled by hardware support on other shared memory multiprocessors.

Published in:

Supercomputing, 1991. Supercomputing '91. Proceedings of the 1991 ACM/IEEE Conference on

Date of Conference:

18-22 Nov. 1991