By Topic

A 1 MHz Bandwidth, 6 GHz 0.18 \mu m CMOS Type-I \Delta \Sigma Fractional-N Synthesizer for WiMAX Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hedayati, H. ; Marvell Semicond., Inc., Santa Clara, CA, USA ; Khalil, W. ; Bakkaloglu, B.

A 6 GHz Type-I fractional-N PLL with noise-cancelling DAC and discrete-time sample and hold loop-filter is presented. The 1 MHz bandwidth PLL utilizes an inherently linear PFD and noise-cancelling charge-pump DAC circuit to reduce quantization noise by more than 25 dB. The worst case near-integer in-band spur is measured at -61 dBc and the integrated RMS phase error is - 42 dBc. The measured in-band phase noise at 300 kHz offset from the 6.12 GHz carrier is -102 dBc/Hz and out-of-band phase noise at 3 MHz offset is -130 dBc/Hz. The PLL loop settling time for an accuracy of 0.01 ppm and a frequency step of 60 MHz is less than 11 ¿ s. The synthesizer is fabricated in a 0.18 ¿m CMOS technology with 6 metal layers and consumes 26 mA from a 1.8 V power supply.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:44 ,  Issue: 12 )