By Topic

A designer's view of chip test

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
T. L. Anderson ; Adv. Micro Devices Inc., Sunnyvale, CA, USA

Attempts to link design and test are discussed. They are shown to have some value and all have been employed successfully by many engineers in both domains. A “wish list” is presented which summarizes some ways to make this process easier: (1) Test engineers need to be involved in simulation. (2) ATPG tools must evolve to support path delay testing and other techniques that leverage static timing analysis. (3) More effective use should be made of BIST approaches. (4) Finally, it would be nice if testers always had enough memory so that test engineers didn't have to deal with RTZ signals and the like. A more direct mapping from simulation to the tester would be the result

Published in:

Test Conference, 1995. Proceedings., International

Date of Conference:

21-25 Oct 1995