By Topic

Design management requirements for hardware description languages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wagner, F.R. ; Inst. de Inf., Univ. Federal do Rio Grande do Sul, Porto Alegre, Brazil

This paper discusses the relationships between HDLs and design management services commonly found in EDA environments and frameworks. By using VHDL as a case study, it is demonstrated that HDLs are not neutral with regard to these services. The paper shows that the flexibility in using a language together with the widest possible range of design management mechanisms should be a major language requirement. The paper indicates VHDL extensions and modifications that follow in this direction

Published in:

Design Automation Conference, 1995, with EURO-VHDL, Proceedings EURO-DAC '95., European

Date of Conference:

18-22 Sep 1995