By Topic

Through-silicon via filling process using pulse reversal plating

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Xinxin Yang ; School of Materials Science and Engineering, Shanghai Jiao Tong University, 800 Dongchuan Road, Shanghai, China ; Huiqin Ling ; Dongyan Ding ; Ming Li
more authors

Though silicon vias filled by pulse reversal current, and influences of frequency of pulse current and reverse current density are investigated. Chronopotentiometry was applied to analyze the principle of these effects. It was found that when frequency is too high, the reverse current was mainly consumed in process of charge-discharge of electric double layer; it cannot play the role of dissolving copper deposit on surface of via and orifice. For pulse reversal plating, low frequency is required. Generally frequency less than 40 Hz is suitable in this system. High reverse current density could suppress copper growth on surface and at the orifice. It is beneficial for bottom-up via filling. However, if reverse current is too high, plating speed could be serious inhibited. In our study, 1:2 is the best ratio of forward and reverse current density.

Published in:

Electronic Packaging Technology & High Density Packaging, 2009. ICEPT-HDP '09. International Conference on

Date of Conference:

10-13 Aug. 2009