Cart (Loading....) | Create Account
Close category search window
 

Design aspects of 10 to 40 Gb/s digital and analog Si-bipolar ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Rein, H.-M. ; Ruhr-Univ., Bochum, Germany

In this paper design aspects are discussed which allow one to exhaust the high speed potential of advanced Si bipolar technologies. Starting from the most promising circuit concepts and an adequate resistance level, the transistor geometries must be optimized very carefully using advanced transistor models. It is shown how the bond inductances can be favorably used and how the (critical) on-chip wiring must be taken into account. An inexpensive mounting technique proved to be well suited up to 50 Gb/s. The suitability of the design aspects discussed is confirmed by measurements of ICs for 10 and 40 Gb/s optical-fiber links.

Published in:

VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on

Date of Conference:

8-10 June 1995

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.