Cart (Loading....) | Create Account
Close category search window
 

Power-efficient metastability error reduction in CMOS flash A/D converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Portmann, L. ; Center for Integrated Syst., Stanford Univ., CA, USA ; Meng, Teresa H.‐Y.

This paper introduces a CMOS flash A/D architecture with an external pipelining scheme to reduce metastability errors with minimal power and area overhead. Unresolved comparator outputs due to metastability are held high to maintain one valid word line in the encode ROM. A Gray code is used in the ROM to pass errors as a single unsettled bit to the converter output. Errors can then be reduced with only n latches per pipeline stage instead of 2/sup n/, reducing area and power overhead with comparable error rates to internal pipelining schemes.

Published in:

VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on

Date of Conference:

8-10 June 1995

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.